module: dsynth_reg_double
parameters: 
inputs: double_interp clk, double in
outputs: double out
classes: EdgeDetect edge1()
static_variables: 
code:
if (edge1.inp(clk))
   out = in;
