module: reg_double
timing_sensitivity: posedge clk
parameters: 
inputs: bool clk, double in
outputs: double out
classes: 
static_variables: 
init:
out = 0.0;

code:
out = in;
